

1 Fe

RPS920030110US1/2941P



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:	Date: February 13, 2008
Andreas C. DOERING	Confirmation No.: 8071
Serial No.: 10/696,865	Group Art Unit: 2183
Filed: October 30, 2003	Examiner: Brian P. Johnson

For: **SYSTEM FOR USING FPGA TECHNOLOGY WITH A MICROPROCESSOR  
FOR RECONFIGURABLE, INSTRUCTION LEVEL HARDWARE ACCELERATION**

Mail Stop Issue Fee  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**AMENDMENT UNDER 37 C.F.R. §1.312**

Sir:

Please amend the above-identified application in the following manner.

**Amendment to the Specification** which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 3 of this paper.